Abstract-A 9 mW FM-UWB receiver front-end for low data rate ( 50 kbps), short range ( 10 m) applications operating in the ultra-wideband (UWB) band centered at 7.45 GHz is described in this paper. A single-ended-to-differential preamplifier with 30 dB voltage gain, a 1 GHz bandwidth FM demodulator, and a combined (preamp/demodulator) receiver front-end were fabricated in 0.25 m SiGe:C BiCMOS and characterized. Measured receiver sensitivity is 85.8 dBm while consuming 9 mW from a 1.8 V supply, and 83 dBm consuming 6 mW at 1.5 V. 15-20 m range line-of-sight in an indoor environment is realized, justifying FM-UWB as a robust radio technology for short range, low data rate applications. Multi-user and interference capabilities are also evaluated.
worldwide [3] . The principles underlying FM-UWB, and specifications used for subsequent development of the prototype receiver front-end are presented in Section II. Design and implementation of RF preamplifier, wideband FM demodulator and receiver front-end prototype are then detailed in Section III. Measurement results for the stand-alone blocks and complete FM-UWB receiver front-end are presented in Section IV. Concluding comments and areas identified for future work are outlined in Section V.
II. CONSTANT-ENVELOPE FM-UWB
Various UWB approaches are either in-use today or are being studied, addressing applications such as position localization [4] , high data rate transmission, or robust communication [5] . New wireless applications such as health monitoring and body-area networks (BAN) require tetherless connectivity at data rates below 50 kbps, a range less than 10 m, and operational lifetime from a single battery charge for weeks or months. FM-UWB targets this level of performance, using a low-complexity implementation based upon wideband analog FM. The IEEE802.15 Task Group 6 (IEEE802. 15.6 ) is currently developing a communication standard for body-area networks [6] , where FM-UWB is a candidate for low data rate, medical BAN applications operating in the 7.2 GHz-9.5 GHz band. The full (PHY-MAC) proposal combines FM-UWB radio with an energy efficient, high availability protocol called WiseMAC [7] .
A block diagram of the proposed FM-UWB transceiver is shown in Fig. 1 . Transmit data is modulated using binary FSK with modulation index onto a low-frequency sub-carrier, to create the constant-envelope FM-UWB transmit signal. Multiple users may share the same RF carrier, but distinguish themselves via different sub-carrier frequencies (FDMA) or other multiple access techniques (e.g., TDMA). The sub-carrier modulates the RF transmit oscillator directly (RF-VCO in Fig. 1 ), yielding an FCC-compliant constant-envelope UWB signal. A flat power spectral density and steep spectral roll-off is obtained when a triangular sub-carrier waveform is employed (as illustrated in Fig. 2 for MHz and MHz). The FM-UWB signal is demodulated without mixing, as shown in Fig. 1 . The low complexity FM-UWB receiver consists of a high gain RF preamplifier, wideband FM demodulator, low-frequency downconversion and sub-carrier signal processing blocks (e.g., sub-carrier filtering, amplification, and FSK demodulation). Carrier synchronization is not required, and receiver synchronization is only limited by the bit synchronization time. Multiple users are demodulated by the sub-carrier processor, yielding multiple baseband data streams. For example, ECG, EEG and SpO data streams in a health monitoring application [8] would be demodulated as Rx 1, Rx 2, and Rx 3 in Fig. 1 .
A. FM-UWB Receiver Front-End System Analysis and Prototype Specification
The FM-UWB radio demonstrator targets bit rate on the order of 50 kbps and a link span of 10 meters under free-space propagation conditions. For a 500 MHz wide FM-UWB signal limited to 41.3 dBm MHz (as dictated by the FCC), the transmit power is 14.3 dBm. Assuming a free space propagation range of 10 m and 0 dBi gain antennas, the link loss is 70 dB at 7.45 GHz. For 500 MHz receiver front-end bandwidth, the thermal noise power at the receiver input is 87 dBm, with the difference between received signal and 50 noise floor yielding 3 dB SNR. The minimum required SNR to obtain a bit error rate of 1 10 is 9 dB [2] , implying an overall receiver noise figure better than 10 dB with 2 dB of margin for a prefilter and antenna switch. A wideband FM demodulator reported previously [9] , demonstrated 46 dBm sensitivity (1.1 mV ) in a 50 system and 1.8 GHz bandwidth. We target 10 dB improvement in demodulator sensitivity for this work, thus an RF preamplifier with 25 dB-30 dB voltage gain and 5 dB noise figure is required.
Interference from other FM-UWB users must also be considered. Assuming that the worst-case interference scenario is another user 50 cm away, the interference level will be 58 dBm at the receiver in our proposed FM-UWB link. Simulations have shown that a 1 dB compression point ( ) for the receiver front-end of 50 dBm is adequate given this level of interference and 30 dB voltage gain in the preamp. Given a 10 dB difference between gain compression and third-order intercept (IIP ) points, an IIP better than 40 dBm would avoid blocking of the desired signal at the receiver. Target power consumption of the FM-UWB receiver front-end demonstrator is 10 mW from a 1.8 V supply. Low current consumption and high gain motivated the selection of a 0.25 m SiGe:C-BiCMOS technology (NXP Semiconductors' QUBiC4X) for fabrication of the prototype [10] .
III. CIRCUIT DESIGN
Design and implementation of the RF preamplifier and wideband FM demodulator, which comprise the prototype FM-UWB receiver front-end, are described in this section.
A. RF Preamplifier
We use the term preamplifier (or preamp) rather than lownoise amplifier for the receiver input stage, as gain at a given power consumption is emphasized more than low noise performance in the FM-UWB application. The RF preamplifier should realize 25-30 dB gain and 5 dB noise figure, assuming a minimum wideband demodulator sensitivity of 56 dBm (as specified in Section II-A). Target power consumption is 4 mW (or less) from a total budget of 10 mW for the receiver front-end when operating from a 1.8 V supply [11] .
A single-ended input with better than 10 dB return loss when packaged is required for connecting to a 50 single-ended antenna or preselect filter. Gain control via an AGC function with approximately 10 dB control range is also desired.
The active balun input stage (see Fig. 3 ) consists of common-base (CB) and common-emitter (CE) stages with paralleled inputs [12] . The inverting common-emitter (CE, ) and non-inverting common-base (CB, ) amplifiers produce an almost pure differential output signal (within 0.1 dB amplitude and 0.5 phase imbalance) when operated at 7.5 GHz, which is well below the transistor of 45 GHz (emitter area of 0.4 10.3 m and 1 mA bias). The collector shot noise contributed by is cancelled in the differential output when the voltage gains in each path (i.e., input to CB output and input to CE output) are equal in magnitude (noise canceling). That is, the product is set equal to , where and are the transconductance and collector load resistance of , respectively, and , are the parameters for transistor [13] . When the collector shot noise of is cancelled at the balun outputs, noise figure for the input stage is limited by the CE stage because the source impedance ( ) must be set equal to the input impedance of the CB stage (approximately ) for impedance matching. A PTAT biasing circuit (not shown in Fig. 3 ) maintains constant with changes in temperature. The noise figure of a 0. 4 10.3 CE stage in QUBiC4X SiGe technology at 1 mA bias current ( ) is approximately 4 dB over the 7.2 GHz to 7.7 GHz operating band. This exceeds the target of 5 dB. Note that the noise canceling condition is satisfied when the preamp is impedance matched to the source.
A second differential CE stage ( and ) is cascaded with the input to realize 30 dB gain. The Miller effect is neutralized by feedback capacitors implemented using transistors -, which track the base-collector (i.e., Miller) capacitance in each stage despite of process, bias and temperature variations. Bias current in the second stage is re-used by the first stage to lower power consumption when operating from a (fixed) 1.8 V supply. Parallel resonant circuit and in Fig. 3 provides a high impedance AC load for the first stage, while conducts bias current from , to input transistors , . RF is coupled to the second stage ( and ) by capacitors and . As a result, the RF signal is amplified by two stages, while the same DC current biases both stages.
Staggered tuning is applied to each LC tank, so that gain and bandwidth may be varied. Minimum in-band gain variation is guaranteed by controlling the resonant frequency of the two LC tanks. One tank resonates close to 7.2 GHz while the other resonates close to 7.7 GHz, allowing 500 MHz bandwidth to be realized. Simulations predict that this approach accommodates the processing variations anticipated for the BiCMOS technology. Wider bandwidth and gain flatness are accompanied by reduced in-band gain when the separation between the two resonant frequencies increases. Varactors and tune bandwidth and gain of each tank, while the differential topology ensures that decoupling capacitor has no effect on the resonant frequency. The biasing conditions and load impedance of each stage are insensitive to the limited varactor tuning range. While gain control is realized by varying the tank center frequency, tank bandwidth is controlled via variable MOS resistors -. The 25 input resistance of (biased at 1 mA) is transformed by a passive network consisting of a bondwire, package lead (16 pin HVQFN package: very-thin quad flatpack, no-leads, with exposed paddle) and circuit board trace to impedance match the 50 antenna or preselect filter. An electrical model for the package was developed using Ansoft's Q3D Extractor ® tool [14] . The package parasitics are dominated by the series inductance of the bondwire and package lead combination, which has a total self inductance ranging from 0.96 nH to 1.22 nH with mutual coupling coefficient between adjacent leads of approximately 0.2. The input bondpad and ESD protection network are modelled by a 150 fF capacitor in parallel with the input. Bondwire deformation caused by the flow of epoxy encapsulant during injection molding (i.e., wire sweep) is accounted in the model. A fraction of the capacitance needed at the input of the matching network is adjustable on the PCB, either as a discrete component or shorted transmission line stub for trimming. Better than 10 dB input return loss over the 7.2 GHz-7.7 GHz band is predicted (worst case) from simulation.
B. Wideband FM Demodulator
In order to avoid the FM capture effect, the received RF signal is not hardlimited prior to demodulation. The capture effect causes suppression of multiple FM signals, which is undesirable in a multi-user sub-carrier FDMA scenario [15] . By avoiding hardlimiting, simultaneous demodulation of multiple FM-UWB input signals with different sub-carrier frequencies occupying the same RF band is possible. The FM-UWB demodulator circuit should be able to process multiple signals simultaneously, where each FM-UWB signal may have a negative SNR. Not all FM demodulators operate effectively under these conditions. For example, a phase-locked loop demodulator will not capture a signal reliably when the input SNR is less than 0 dB (i.e., SNR must be positive), nor can it demodulate multiple RF signals. Thus, a circuit topology and design best suited to the FM-UWB context is required.
The fixed-time-delay FM demodulator developed in this work is shown in Fig. 4 . It relies upon FM-to-PM conversion, which yields superior receiver performance overall [16] . The FM signal ( ) is transformed into a phase-modulated (PM) signal by cascading allpass (APF) and bandpass filter (BPF) stages. The delayed signal is then fed to one input of a simplified Gilbert multiplier, where it is multiplied with the (non-delayed) RF input, yielding the low-frequency, demodulated signal ( ) at the output. is maximized when the delay time ( ) is an odd multiple of a quarter-period ( ) of the FM signal center frequency (i.e., , where order is an odd integer). The phase shift at the center frequency is . Assuming a multiplication gain and equal amplitudes ( ) at the multiplier inputs, the demodulator output signal as a function of frequency is (ideally) (1) Increasing (i.e., increasing the delay time ), which increases for a given frequency difference ( ), yields higher demodulator sensitivity.
represents the useful bandwidth of the demodulator ( ), where is chosen by trading off the design complexity of the APF and BPF stages with the sensitivity of the demodulator. In this design, the bandwidth is chosen equal to twice the bandwidth of the FM-UWB signal (i.e., 1 GHz), requiring . This allows the system to be insensitive to an offset of 100 MHz between the demodulator center frequency and the center frequency of the received FM-UWB signal.
1) APF and BPF Delay Stage Design:
The group delay ( ) in the delay path determines the useful frequency range of the demodulator as previously described. A 1 GHz demodulator bandwidth requires a group delay of 504 ps ( , GHz). A phase shift of 90 and a portion of the delay are realized with the allpass filter and the second BPF gain stage contributes the remainder. LC tanks are used as loads for both filters so that phase shift across the 2 stages remains close to 90 despite component variations, with varactors adding capability for trimming.
The current-driven, tunable allpass lattice filter (APF) in Fig. 4 has a transfer function of the form (2) where , , and . The phase shift ( ) at resonance ( ) from (2) is , as required for FM demodulation. The input impedance of the APF at should be kept low so that the filter is effectively current driven by transistors and from Fig. 4 . Given the chip area required to implement on-chip inductors, of 2.5 nH and of 12 are selected, resulting in an allpass filter -factor of 10 and 6 dB gain. However, the resulting APF group delay , is 110 ps, which is insufficient to realize the 504 ps delay time required.
Thus, a second gain stage ( and ) with tunable resonant tank load (see BPF gain stage Fig. 4 ) is added to realize the total delay time. The 20 dB BPF gain stage also suppresses noise from the following multiplier quad. factor of the LC tank is set at approximately 15, yielding a peak group delay of 600 ps at 7.45 GHz in the BPF. The average group delay in the demodulator is approximately 500 ps across the 7.2 GHz-7.7 GHz operating band (note that group delay varies with frequency and average delay is determined from simulation). A 500 ps group delay is equivalent to 15th order ( ) and bandwidth of 1 GHz for the demodulator (since ), as desired. 2) Gilbert Multiplier: A simplified Gilbert multiplier (i.e., without predistortion stage as in Fig. 4) is used in the demodulator. Sensitivity is improved by optimizing transistor quad ( -) so that its noise contribution is minimized without affecting the multiplier gain. Base resistance and its associated thermal noise are minimized by proper selection of transistor emitter area. A bias current of 80 A for each (0.4 3.0 m area) transistor in the quad gives an acceptable compromise between multiplier gain and noise performance.
Multiplication gain is determined primarily by the total transconductance preceding the quad. In order to preserve gain while controlling noise generation (thereby maximizing sensitivity), bias currents in the quad and transconductance stages are set independently. Bias current from the input filter and gain stages is also used to bias transconductor , via inductor (see Fig. 4 ), so that the overall current consumption is limited to 3.1 mA from a 1.8 V supply. Resonant tuning of using varactors isolates the small-signal and bias paths in the multiplier. Neutralization of feedback currents via the Miller capacitances of , , and compensates gain roll-off in the delay and input transconductance stages at high frequency. A common-mode feedback loop ( and ) stabilizes the output DC voltage and controls the bias current flowing through -. Voltage controls the total bias current via base bias , while DC current biasing the quad is adjusted via reference voltage . Base bias for the quad transistors (i.e., and ) is sourced via high-ohmic poly resistors . The supplies for the delay and multiplier stages are separated so that their bias currents can be monitored during testing ( and in Fig. 4 , respectively).
IV. MEASUREMENT RESULTS
The receiver front-end prototype and stand-alone version of the RF preamplifier and demodulator were fabricated in 0.25 m SiGe:C-BiCMOS [10] . The active areas of the preamp, demodulator, and receiver front-end IC (excluding bondpads) are 0.41 mm , 0.50 mm , and 0.88 mm , respectively. A photomicrograph of the integrated front-end test chip is shown in Fig. 5 .
A. RF Preamplifier
Emitter followers were added to the stand-alone version of the preamp in order to drive 50 test equipment. The -parameters measured on-wafer at 1.8 V supply and 2 mA operating current agree well with post-layout simulations, as seen in Fig. 6(a) . Peak is 22.5 dB at 7.45 GHz, which corresponds to a voltage gain of 31.5 dB delivered to a (differential) load impedance of 100 . The measured isolation ( ) is better than 50 dB, and the output return loss is better than 10 dB from 1 GHz to 15 GHz. Complete functionality and 25 dB voltage gain for the preamplifier was verified for supply voltage as low as 1.4 V.
The control range realized from the staggered tuning technique is approximately 10 dB, with a measured bandwidth of 1.7 GHz at low gain settings as shown in Fig. 6(b) . An overall attenuation from input to output can be obtained via the additional gain control provided by resistors -(e.g., 2.5 dB attenuation at V, V, and V). The measured IIP and are 17 dBm and 27.5 dBm, respectively, which is 1 dB better than predicted from simulation, and well-above the minimum required IIP of 40 dBm (from Section II-A).
The noise figure measured on-wafer at different bias currents is compared to post-layout simulation in Fig. 7 . Measured and simulated 50 noise figure agree within 0.25 dB for the same bias settings, unmatched (i.e., 7 dB seen in Fig. 6(a) ). The package and circuit board parasitics assumed for the preamp design are not present when on-wafer testing, so the measured noise figure (5.7 dB at 7.5 GHz) is 1.2 dB higher than the 4.5 dB predicted from simulation when the RF input is matched to the source.
The preamplifier performance is compared to the target specifications and wideband amplifiers selected from the recent literature in Table I . Voltage gain for the variable-gain preamp designed in this work is higher than 30 dB across the 7.2 GHz-7.7 GHz band, while drawing 2 mA from a 1.8 V supply. The 0.13 m CMOS amplifier [20] achieves approximately 0.5 dB higher voltage gain but consumes 10 times more power. Higher gain with less power consumption is achieved by the preamp designed in this work compared to the design reported in [17] , but at the expense of bandwidth (650 MHz vs. 17 GHz). The noise figure attained by the FM-UWB preamp is comparable to other designs which use a CB input stage [17] , or employ the similar active balun and noise canceling [21] . The designs reported in [18] , [19] achieve lower noise figure, but higher power is consumed. Larger chip area is required by [19] . When linearity is compared (i.e., OIP , which is independent of gain), the preamp designed in this work compares very favorably with the other examples listed in the table given its low dc power consumption.
B. Wideband FM Demodulator
Measured sub-carrier SNR versus input RF power for the stand-alone version of the demodulator at different supply and bias settings is shown in Fig. 8 . Post-layout simulation results are included for comparison. The gain stage (26 dB gain) suppresses multiplier noise, yielding an input sensitivity of 68.6 dBm at nominal bias. However, gain saturation begins to appear for signal level greater than 55 dBm due to the high amplification. Reduced gain at low-power biasing (i.e., 1.5 V) results in poorer sensitivity for the demodulator. Sensitivity degrades by approximately 7 dB when power consumption is reduced from 5.8 mW to 3.45 mW as is lowered from 1.8 V to 1.5 V. This illustrates the trade-off between RF performance and power consumption. The measured variation in SNR versus RF input power at nominal bias tracks post-layout simulations, but the measured SNR is consistently 5 dB poorer than that predicted from simulation. Potential sources of error in simulation are model inaccuracy (e.g., varactor, inductor and transistor models), inaccurate post-layout parasitic extraction, while improper calibration or measurement inaccuracy could affect the experimental data.
Performance of the demodulator is summarized and compared with the target specifications in Table II . About 14 dB better sensitivity than required is achieved at nominal bias, and the circuit continues to perform well as is reduced from 1.8 V to 1.5 V. A 41% saving in power can be realized with only 7 dB degradation in sensitivity, indicating that further trade-offs between RF performance and power consumption can be made in the FM-UWB receiver design. Few wideband demodulator examples could be found in the recent literature, but more than 20 dB greater sensitivity with 40% less power is achieved for the demodulator design in this work compared to the circuit reported in [9] (see Table II ). 
C. FM-UWB Receiver Front-End
Measurement of the complete receiver front-end (i.e., combined preamp and demodulator) described in this section was performed on packaged devices mounted on a custom-designed PCB fabricated from Rogers 4350 material. Preamp loading is minimized by the relatively high input impedance of the demodulator, so the emitter followers used in the stand-alone version of the preamp are not required. The preamp supply is shared with of the demodulator (see Fig. 4) , while of the demodulator is adjusted separately to control biasing of the multiplier stage. Parasitics at the RF input packaged in the 32 pin HVQFN used for testing are identical to those assumed for the 16 pin package used for the preamp design. The measured return loss is better than 10 dB from 7.2 GHz to 7.7 GHz (see Fig. 9 ). The total input inductance is approximately 0.3 nH larger than expected, causing a shift in the minimum return loss to 6.5 GHz.
The front-end sensitivity was measured using a 500 MHz wide FM-UWB RF input signal centered at 7.45 GHz, and then evaluating the sub-carrier SNR (500 kHz sub-carrier) in a 200 kHz bandwidth (100 kbps FSK with ). Measurements show that the developed prototype handles data rates up to 100 kbps. Fig. 10 illustrates the measured sub-carrier SNR as a function of RF input power for the receiver front-end at two different bias settings, and the simulated performance at 1.8 V supply (i.e., nominal biasing). The nominal bias settings are 2 mA and 3.1 mA for the preamp and demodulator, respectively, at a 1.8 V supply. In the low-power setting, the supply voltage is reduced to 1.5 V and preamp and demodulator bias currents are reduced to 1.7 mA and 2.3 mA, respectively. The measured receiver sensitivity is 85.8 dBm under nominal biasing conditions for SNR 14 dB. In low-power bias mode, sensitivity drops to 83 dBm. The 3 dB reduction in sensitivity is caused by a combination of lower preamp gain and poorer demodulator sensitivity at the lower bias settings. The 6 dB difference in SNR between measurement and simulation is consistent with the 5 dB SNR difference observed between measurement and simulation for the demodulator (see Fig. 8 ). Loading of the preamp by the demodulator input stage, and other sources of experimental error could account for the additional 1 dB difference.
The bit-error rate (BER) was measured for a complete receiver board at 50 kbps date rate, where the RF front-end is followed by sub-carrier processing blocks and a digital FSK subcarrier demodulator. Fig. 11 shows the measured BER under nominal biasing conditions, compared to the theoretical BER for FM-UWB system 1 [2] . A BER of 1 10 is observed at 85.8 dBm input power. The difference between measurement and theory at higher received powers is likely due to inadequate supply decoupling and imperfections in the baseband FSK demodulator.
1) Measurement With 2 FM-UWB Users:
Tests were also carried out on the receiver front-end to validate multi-user performance using sub-carrier FDMA, where different users share the same RF bandwidth but distinguish themselves via different sub-carrier frequencies.
Two cases are modeled and evaluated; the first, where two FM-UWB users are received at the same RF input power level, and a second where the received power levels differ by 10 dB. In this scenario, one user may be viewed as a source of interference for the other, and vice-versa. The signal output from the wideband demodulator is buffered by a 46 dB gain amplifier for measurement. Fig. 12(a) shows the measured output for two users with equal RF powers ( 70 dBm) and operating at sub-carrier frequencies of 1.25 MHz and 1.50 MHz. As expected, equal amplitude FSK signals are observed after demodulation. Fig. 12(b) shows the wideband demodulator output signal when the interferer has a power level 10 dB stronger than the desired RF signal (i.e., user1 is 60 dBm at 1.25 MHz vs. user2 at 1.5 MHz and 70 dBm). The amplitude of the interfering sub-carrier increases by 20 dB compared to the level shown in Fig. 12(a) , due to the quadratic transfer characteristic of the FM demodulator (see (1) ). The noise floor rises by 4 dB (compared to Fig. 12(a) ) due to multiple-access interference. The measured BER drops to 1 10 when the signal-to-interference ratio (SIR) is 14 dB (i.e., interferer 14 dB stronger than the desired signal).
These results show that the performance is limited by the multi-access interference when subcarrier FDMA is employed [2] , [22] . Robustness to multi-access interference can be improved by increasing the receiver processing gain through widening the bandwidth of the transmit signal (e.g., 1 GHz), or adopting a different multiple access techniques to multiplex different users onto the RF carrier (e.g., TDMA in the transmitter baseband, or frequency multiplexing FM-UWB signals at RF, i.e., RF FDMA). However, for a multi-sensor BAN application, 14 dB SIR is sufficient to cope with variations in distance and shadowing. We have experimentally determined that in the multi-sensor BAN application, the combination of TDMA and sub-carrier FDMA yields adequate performance.
2) Measurement With Narrowband Interferer: The FM-UWB receiver front-end performance was also evaluated in the presence of narrowband interference, both in-band at 7.5 GHz and out-of-band at 6.0 GHz. Fig. 13 illustrates the measured front-end sensitivity versus received power level for a single interfering tone. The FM-UWB receiver can detect RF inputs down to 85.8 dBm, even though a 25 dB stronger narrowband interferer is present (i.e., 60 dBm interference). Sensitivity degrades by more than 3 dB as the interference increases above 55 dBm in-band, and above 38 dBm out-of-band. The measured power difference of 17 dB between these two cases is due to the additional out-of-band interference suppression from the bandpass responses of the preamplifier and FM demodulator gain stages. Out-of-band interference suppression could be further improved by adding a preselect filter at the RF input (e.g., up to 45 dB additional rejection), or using a frequency-selective antenna (e.g., with band-reject notches in the frequency characteristic).
3) Measured Performance Comparison: The receiver front-end prototype performance is compared to the target specifications and state-of-the-art SiGe and CMOS circuits selected from the recent literature in Table III . The receiver front-end developed in this work realizes 88.0 dBm measured sensitivity at a BER of 1 10 and 9.1 mW power consumption (see Fig. 11 ). The Zigbee and UWB receiver front-ends reported in [23] , [24] achieve about 10 dB better sensitivity, but consumes 3 to 4 times more power and require more chip area in their implementations. Comparable sensitivity at the same BER is realized by the Bluetooth front-end from [25] at a higher data rate, however, higher power is again consumed. The FSK narrowband receiver design reported in [26] realizes 20 dB better sensitivity operating in the ISM band around 0.9 GHz, where gain is easier to realize at low current consumption. However, this implementation may be susceptible to interference from nearby commercial cellular bands and other appliances operating in the same (unlicensed) ISM band at 900 MHz. The sensitivity of a FM-UWB receiver at 50 kbps and BER of 1 10 is about 20 dB poorer than an ideal narrowband FSK receiver [2] . However, robustness against interference and multipath is greater for FM-UWB compared to narrowband FSK.
V. SUMMARY AND SUGGESTIONS FOR FUTURE WORK
An FM-UWB receiver front-end for low-complexity, robust short-range communication has been demonstrated in a production 0.25 m SiGe BiCMOS technology. The RF preamplifier realizes 30 dB voltage gain across the 7.2 GHz-7.7 GHz band, with a 50 noise figure of 5.7 dB (unmatched) and drawing 2 mA from a 1.8 V supply. The bandwidth and gain of the preamp is controlled via a staggered tuning and variable-load AGC method. An overall gain control range of 25 dB was demonstrated. The wideband FM demodulator integrates a differential allpass filter and bandpass gain stage on chip, rather than a conventional passive delay line. Measured RF input sensitivity is 68.6 dBm at 3.1 mA bias current from a 1.8 V supply. Operating at a data rate of 50 kbps, measured sensitivity for the prototype receiver front-end is 85.8 dBm (1 10 BER) consuming 9 mW from a 1.8 V supply, and 83 dBm consuming 6 mW from a 1.5 V supply in the low-power mode. Over the air experiments have demonstrated 15 to 20 meter spans in a typical indoor office environment with line of sight propagation.
The demodulator gain affects the tradeoff between dynamic range and power consumption of the receiver. In the case where noise from preamp begins to dominate the front-end sensitivity, the demodulator gain can be decreased in order to reduce power consumption and maximize the dynamic range.
The results of this study validate FM-UWB as a low-complexity, robust wireless radio technology. Further development of FM-UWB could enable new applications requiring low data rate radios with power consumption on the order of a few mW. A fully-integrated FM-UWB transceiver requires sub-carrier processing and FSK demodulator circuits, a PLL for center frequency calibration and a direct digital synthesizer for multi-user sub-carrier modulation. Implementation of a complete FM-UWB system with multi-user capability, improved large-signal performance for greater robustness, and mW power consumption in BiCMOS/CMOS technology are goals for future research and development work. 
